The only address virtualization allowed in long mode is paging with PAE enabled; however, it adds one more table--the page map level 4 table as the root entry; therefore, the conversion of a virtual address to a physical address uses the bits of a virtual address in the way described in the following table:
| Address bits | Meaning |
| 0 - 11 | Offset into a 4 KB page |
| 12 - 20 | Index of a page entry in the table of 512 pages |
| 21 - 29 | Index of a page table entry in the page directory |
| 30 - 38 | Index of a page directory entry in the page directory pointer table |
| 39 - 47 | Index of a page directory pointer table in the page-map level 4 table |
It is, however, important to mention that despite the fact that it is a 64-bit architecture, the MMU only uses the first 48 bits of the virtual address (also called the linear address).
The whole process of address resolution is performed by the memory management unit (MMU) in the CPU itself, and the programmer is only responsible for actually building these tables and enabling PAE/PSE. However, this topic is much wider than may be covered in a single chapter and falls a bit out of the scope of this book.